

First Named Inventor	Giovanni Naso	<p style="text-align: center;">COMMUNICATION REGARDING CERTIFICATE OF CORRECTION</p>
Patent No.	6,947,323	
Issue Date	September 20, 2005	
Examiner Name	Tan T. Nguyen	
Attorney Docket No.	400.199US01	
<p>Title: CHIP PROTECTION REGISTER UNLOCKING</p>		


Attention Certificate of Corrections Branch  
 Commissioner for Patents  
 P.O. Box 1450  
 Alexandria, VA 22313-1450

Applicant hereby requests issuance of a Certificate of Correction in U.S. Letters Patent No. 6,947,323 as specified on the attached Certificate (Form PTO/SB/44).

Applicant believes that some of the corrections are necessary due to Applicant errors of a clerical nature and therefore encloses the \$100.00 Certificate of Correction Fee Under 1.20(a). If deemed necessary, the U.S. Patent Office is authorized to charge any additional fees found due to our Deposit Account No. 501373. Please contact the undersigned attorney if you have any questions.

Respectfully submitted,

Date: 4/24/07

  
 Andrew C. Walseth  
 Reg. No. 43,234

Attorneys for Applicant  
 Leffert Jay & Polglaze  
 P.O. Box 581009  
 Minneapolis, MN 55458-1009  
 T 612 312-2200  
 F 612 312-2250

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 1 of 1

PATENT NO. : 6,947,323  
APPLICATION NO.: 10/698,752  
ISSUE DATE : Sept. 20, 2005  
INVENTOR(S) : Naso et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 9, Line 51, delete "segments 416 and one or more protection registers 428 and" and insert --segments 416 and one or more protection registers 418 and--

Column 10, Line 12, delete "registers 428 and the associated lock bits are included as part " and insert --registers 418 and the associated lock bits are included as part --

Column 10, Line 15, delete "128 and lock bits to be accessed for read and write" and insert --418 and lock bits to be accessed for read and write--

Column 10, Line 18, delete "register 428 is maintained as a writeable/eraseable memory" and insert --register 418 is maintained as a writeable/eraseable memory --

Column 10, Line 22, delete "428 and its current data contents." and insert --418 and its current data contents.--

Column 10, Line 26, delete "lock bits of the protection registers 428. The bond pad of the" and insert --lock bits of the protection registers 418. The bond pad of the--

Column 10, Line 29, delete "This allows the protection registers 428 to be" and insert --This allows the protection registers 418 to be--

Column 10, Line 32, delete "and erase circuit 432 allows the protection registers 428 and" and insert --and erase circuit 432 allows the protection registers 418 and--

Column 10, Line 37, delete "verification testing of the protection registers 428 and" and insert --verification testing of the protection registers 418 and--

### MAILING ADDRESS OF SENDER (Please do not use customer number below):

Leffert Jay & Polglaze, PA  
P.O. Box 581009  
Minneapolis, MN 55458-1009

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.